Complete radar picture: CFAR stage verified in Verilog + MATLAB, mapped onto the AERIS-10 FPGA chain, with committed outputs and detailed licensing for thesis / portfolio use.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results