A fully pipelined 5-stage RISC-V RV32I processor implemented in Verilog, extended with a custom Modulo Multiplier hardware unit as an application-specific accelerator. Simulated and verified in Vivado ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results