This page contains information pertaining to digital logic development for the bladeRF's Altera Cyclone IV FPGA. See http://www.nuand.com/fpga.php for available FPGA ...
For decades, compute architectures have relied on dynamic random-access memory (DRAM) as their main memory, providing temporary storage from which processing units retrieve data and program code. The ...
Abstract: Balanced ternary digital logic circuits based on memristors and MOSFET devices are introduced. First, balanced ternary minimum gate TMIN, maximum gate TMAX and ternary inverters are designed ...
Over the past decade I have been involved in several projects that have designed either instruction set architecture (ISA) extensions or clean-slate ISAs for various kinds of processors (you will even ...
January 9th 2024 -- 3xLOGIC, a provider of integrated and intelligent security solutions, has announced the launch of its VH-DECODER-4K. Designed for use in organizations of all sizes in diverse ...
x264 SAD Optimization with RISC-V Vector Fernando Mendoza V., Thomas Kolman Optimizing the Sum of Absolute Differences (SAD) function in x264 using the RISC-V Vector 1.0 extension for the RVA23 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results